Celia"s Verilog/EDA Hints and Examples
verilog synthesis hints, perl scripts to improve design productivity, and general information about verilog in the EDA industry